Volume 3, Issue 1, ICCK Transactions on Emerging Topics in Artificial Intelligence
Volume 3, Issue 1, 2026
Submit Manuscript Edit a Special Issue
Article QR Code
Article QR Code
Scan the QR code for reading
Popular articles
ICCK Transactions on Emerging Topics in Artificial Intelligence, Volume 3, Issue 1, 2026: 45-60

Open Access | Research Article | 09 January 2026
Multi-Modal Fusion for Yield Optimization: Integrating Wafer Maps, Metrology, and Process Logs with Graph Models
1 University of California-Berkeley, Berkeley, CA 94720, United States
* Corresponding Author: Min Yin, [email protected]
ARK: ark:/57805/tetai.2025.259226
Received: 10 November 2025, Accepted: 25 November 2025, Published: 09 January 2026  
Abstract
Yield optimization in advanced manufacturing rarely proceeds as a tidy pipeline; it arises from the gradual convergence of evidence across spatial wafer patterns, multivariate metrology, and asynchronous process and equipment events that interact in ways that are only partially observable. Prior studies often separate these modalities, assigning convolutional encoders to wafer maps, sequence models to metrology, and template based encoders to logs, an arrangement that can perform well locally yet struggles to sustain cross-modal alignment or to reason over the hierarchy that links defects to steps and equipment. Building on these observations, we introduce a manufacturing semantics oriented framework that embeds lots, wafers, dies, steps, equipment, and recipes in a heterogeneous graph, and uses cross modal attention gating to reconcile image, time series, and event representations while performing relation aware message passing. The research was not frictionless; time synchronization required iterative windowing, spatial normalization exposed orientation drift, and naive imputation inflated variance in rare steps, which motivated temperature controlled gating and a lightweight contrastive warm-up. On two production lines the approach improves, to some extent, standard classification metrics and stabilizes top k attribution under feasible latency. Alternative explanations remain possible, including benefits from stricter leakage control or product specific distributions. The work makes explicit the structural link among defects, process, and equipment, and points toward auditable, engineer actionable analytics; further research is needed on long term stability, cross site generalization, and the joint optimization of accuracy, cost, and energy.

Graphical Abstract
Multi-Modal Fusion for Yield Optimization: Integrating Wafer Maps, Metrology, and Process Logs with Graph Models

Keywords
heterogeneous graph learning
multi-modal data fusion
wafer maps
metrology time-series
process log mining
yield optimization
cross-Modal attention
bottleneck identification
explainable AI
semiconductor manufacturing

Data Availability Statement
Data will be made available on request.

Funding
This work was supported without any funding.

Conflicts of Interest
The authors declare no conflicts of interest.

Ethical Approval and Consent to Participate
Not applicable.

References
  1. Jin, C. H., Kim, H. J., Piao, Y., Li, M., & Piao, M. (2020). Wafer map defect pattern classification based on convolutional neural network features and error-correcting output codes. Journal of Intelligent Manufacturing, 31(8), 1861-1875.
    [CrossRef]   [Google Scholar]
  2. Nakazawa, T., & Kulkarni, D. V. (2018). Wafer map defect pattern classification and image retrieval using convolutional neural network. IEEE Transactions on Semiconductor Manufacturing, 31(2), 309-314.
    [CrossRef]   [Google Scholar]
  3. Chen, D., Liu, R., Hu, Q., & Ding, S. X. (2021). Interaction-aware graph neural networks for fault diagnosis of complex industrial processes. IEEE Transactions on neural networks and learning systems, 34(9), 6015-6028.
    [CrossRef]   [Google Scholar]
  4. Huang, A. C., Meng, S. H., & Huang, T. J. (2023). A survey on machine and deep learning in semiconductor industry: methods, opportunities, and challenges. Cluster Computing, 26(6), 3437-3472.
    [CrossRef]   [Google Scholar]
  5. Dai, Y., Li, J., Mei, Z., Ni, Y., Guo, S., & Li, Z. (2025). Self-Supervised Learning for Multi-Modal Fault Diagnosis with Shapley-Value Weighted Transformers. IEEE Transactions on Instrumentation and Measurement.
    [CrossRef]   [Google Scholar]
  6. Chen, Q., Qin, W., & Xu, H. (2025). A multimodal hierarchical learning approach for virtual metrology in semiconductor manufacturing. Journal of Manufacturing Systems, 80, 194-205.
    [CrossRef]   [Google Scholar]
  7. Liu, Y., Lee, W. T., Lu, H. P., & Chen, H. W. (2024). A Novel Multi-Modal Learning Approach for Cross-Process Defect Classification in TFT-LCD Array Manufacturing. IEEE Transactions on Semiconductor Manufacturing.
    [CrossRef]   [Google Scholar]
  8. Guan, S., Zhao, B., Dong, Z., Gao, M., & He, Z. (2022). GTAD: Graph and temporal neural network for multivariate time series anomaly detection. Entropy, 24(6), 759.
    [CrossRef]   [Google Scholar]
  9. Kang, S. (2020). Rotation-invariant wafer map pattern classification with convolutional neural networks. IEEE Access, 8, 170650-170658.
    [CrossRef]   [Google Scholar]
  10. Guo, Q., Chen, S., Jin, D., & Chen, Y. (2025, August). Anomaly Detection Based on Graph Attention Networks in Semiconductor Manufacturing Processes. In 2025 6th International Conference on Artificial Intelligence and Electromechanical Automation (AIEA) (pp. 32-37). IEEE.
    [CrossRef]   [Google Scholar]
  11. Guo, L., Li, X., Yan, F., Lu, Y., & Shen, W. (2024). A method for constructing a machining knowledge graph using an improved transformer. Expert Systems with Applications, 237, 121448.
    [CrossRef]   [Google Scholar]
  12. Lee, M. Y., Choi, Y. J., Lee, G. T., Choi, J., & Kim, C. O. (2022). Attention mechanism-based root cause analysis for semiconductor yield enhancement considering the order of manufacturing processes. IEEE Transactions on Semiconductor Manufacturing, 35(2), 282-290.
    [CrossRef]   [Google Scholar]
  13. Gill, B. S. (2011). Development of virtual metrology in semiconductor manufacturing (Doctoral dissertation, The University of Texas at Austin). University of Texas Libraries. http://hdl.handle.net/2152/ETD-UT-2011-08-4079
    [Google Scholar]
  14. Espadinha-Cruz, P., Godina, R., & Rodrigues, E. M. (2021). A review of data mining applications in semiconductor manufacturing. Processes, 9(2), 305.
    [CrossRef]   [Google Scholar]
  15. Wang, R., & Chen, N. (2019). Wafer map defect pattern recognition using rotation-invariant features. IEEE Transactions on Semiconductor Manufacturing, 32(4), 596-604.
    [CrossRef]   [Google Scholar]
  16. Lin, C. Y., Tseng, T. L., Emon, S. H., & Tsai, T. H. (2025). Large Pre-Trained Models and Few-Shot FineTuning for Virtual Metrology: A Framework for Uncertainty-Driven Adaptive Process Control in Semiconductor Manufacturing. IEEE Transactions on Automation Science and Engineering.
    [CrossRef]   [Google Scholar]
  17. Zheng, H., Sherazi, S. W. A., Son, S. H., & Lee, J. Y. (2021). A deep convolutional neural network-based multi-class image classification for automatic wafer map failure recognition in semiconductor manufacturing. Applied Sciences, 11(20), 9769.
    [CrossRef]   [Google Scholar]
  18. Hwang, R., Park, S., Bin, Y., & Hwang, H. J. (2023). Anomaly detection in time series data and its application to semiconductor manufacturing. IEEE Access, 11, 130483-130490.
    [CrossRef]   [Google Scholar]
  19. Smadar, Y., & Hoogi, A. (2025). Dynamic Group Normalization: Spatio-Temporal Adaptation to Evolving Data Statistics. In Proceedings of the Computer Vision and Pattern Recognition Conference (pp. 30167-30177).
    [Google Scholar]
  20. Chien, C. F., Liu, C. W., & Chuang, S. C. (2017). Analysing semiconductor manufacturing big data for root cause detection of excursion for yield enhancement. International Journal of Production Research, 55(17), 5095-5107.
    [CrossRef]   [Google Scholar]
  21. Ahmed, M. J., Mozo, A., & Karamchandani, A. (2025). A survey on graph neural networks, machine learning and deep learning techniques for time series applications in industry. PeerJ Computer Science, 11, e3097.
    [CrossRef]   [Google Scholar]
  22. Yuan, W., Yan, J., & Piao, M. (2025). Position-Aware Self-Supervised Learning for Wafer Map Defect Pattern Recognition. IEEE Transactions on Instrumentation and Measurement.
    [CrossRef]   [Google Scholar]
  23. Zhou, J., Wang, Z., Liu, J., Luo, X., & Chen, M. (2025). Modeling and Evaluation of Attention Mechanism Neural Network Based on Industrial Time Series Data. Processes, 13(1), 184.
    [CrossRef]   [Google Scholar]
  24. Wang, X., Xiao, B., Zhang, B., Sun, R., Cui, L., & Liaw, P. K. (2025). Deep Learning Applications in the Analysis of Wear Mechanisms in Metallic Materials: A Review. ACS Materials Letters, 7(8), 2936-2954.
    [CrossRef]   [Google Scholar]
  25. Azamfar, M., Li, X., & Lee, J. (2020). Deep learning-based domain adaptation method for fault diagnosis in semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing, 33(3), 445-453.
    [CrossRef]   [Google Scholar]
  26. Huang, J., Su, J., & Chang, Q. (2022). Graph neural network and multi-agent reinforcement learning for machine-process-system integrated control to optimize production yield. Journal of Manufacturing Systems, 64, 81-93.
    [CrossRef]   [Google Scholar]
  27. Yahya, M., Breslin, J. G., & Ali, M. I. (2021). Semantic web and knowledge graphs for industry 4.0. Applied Sciences, 11(11), 5110.
    [CrossRef]   [Google Scholar]
  28. Xu, Y., Peng, T., Tao, J., Bai, A., Zhang, N., & Lim, K. (2024). A representation learning-based approach to enhancing manufacturing quality for low-voltage electrical products. Advanced Engineering Informatics, 62, 102636.
    [CrossRef]   [Google Scholar]
  29. Pietsch, D., Matthes, M., Wieland, U., Ihlenfeldt, S., & Munkelt, T. (2024). Root cause analysis in industrial manufacturing: A scoping review of current research, challenges and the promises of AI-driven approaches. Journal of Manufacturing and Materials Processing, 8(6), 277.
    [CrossRef]   [Google Scholar]
  30. Jiang, D., Lin, W., & Raghavan, N. (2021). Semiconductor manufacturing final test yield optimization and wafer acceptance test parameter inverse design using multi-objective optimization algorithms. IEEE Access, 9, 137655-137666.
    [CrossRef]   [Google Scholar]
  31. Lin, C. Y., Tseng, T. L., & Tsai, T. H. (2025). A Digital Twin Framework with Meta-and Transfer Learning for Scalable Multi-Machine Modeling and Optimization in Semiconductor Manufacturing. IEEE Access.
    [CrossRef]   [Google Scholar]
  32. Otahara, R., Kamita, Y., Naganuma, K., Otsubo, K., Hatano, M., Kono, T., ... & Ifuku, T. (2025, April). Investigation of particle induced template damage and proposal of mitigation. In Novel Patterning Technologies 2025 (Vol. 13427, p. 134270B). SPIE.
    [CrossRef]   [Google Scholar]
  33. Donnelly, V. M., & Kornblit, A. (2013). Plasma etching: Yesterday, today, and tomorrow. Journal of Vacuum Science & Technology A, 31(5).
    [CrossRef]   [Google Scholar]
  34. Tin, T. C., Tan, S. C., Yong, H., Kim, J. O. H., Teo, E. K. Y., Lee, C. K., ... & Phang, S. C. (2021). A realizable overlay virtual metrology system in semiconductor manufacturing: Proposal, challenges and future perspective. IEEE Access, 9, 65418-65439.
    [CrossRef]   [Google Scholar]
  35. Boer, A., de Beer, L., & van Praat, F. (2022). Algorithm Assurance: Auditing Applications of Artificial Intelligence. In Advanced Digital Auditing: Theory and Practice of Auditing Complex Information Systems and Technologies (pp. 149-183). Cham: Springer International Publishing.
    [CrossRef]   [Google Scholar]

Cite This Article
APA Style
Yin, M., & Frank, L. F. (2026). Multi-Modal Fusion for Yield Optimization: Integrating Wafer Maps, Metrology, and Process Logs with Graph Models. ICCK Transactions on Emerging Topics in Artificial Intelligence, 3(1), 45–60. https://doi.org/10.62762/TETAI.2025.259226
Export Citation
RIS Format
Compatible with EndNote, Zotero, Mendeley, and other reference managers
RIS format data for reference managers
TY  - JOUR
AU  - Yin, Min
AU  - Frank, Ledee-FI
PY  - 2026
DA  - 2026/01/09
TI  - Multi-Modal Fusion for Yield Optimization: Integrating Wafer Maps, Metrology, and Process Logs with Graph Models
JO  - ICCK Transactions on Emerging Topics in Artificial Intelligence
T2  - ICCK Transactions on Emerging Topics in Artificial Intelligence
JF  - ICCK Transactions on Emerging Topics in Artificial Intelligence
VL  - 3
IS  - 1
SP  - 45
EP  - 60
DO  - 10.62762/TETAI.2025.259226
UR  - https://www.icck.org/article/abs/TETAI.2025.259226
KW  - heterogeneous graph learning
KW  - multi-modal data fusion
KW  - wafer maps
KW  - metrology time-series
KW  - process log mining
KW  - yield optimization
KW  - cross-Modal attention
KW  - bottleneck identification
KW  - explainable AI
KW  - semiconductor manufacturing
AB  - Yield optimization in advanced manufacturing rarely proceeds as a tidy pipeline; it arises from the gradual convergence of evidence across spatial wafer patterns, multivariate metrology, and asynchronous process and equipment events that interact in ways that are only partially observable. Prior studies often separate these modalities, assigning convolutional encoders to wafer maps, sequence models to metrology, and template based encoders to logs, an arrangement that can perform well locally yet struggles to sustain cross-modal alignment or to reason over the hierarchy that links defects to steps and equipment. Building on these observations, we introduce a manufacturing semantics oriented framework that embeds lots, wafers, dies, steps, equipment, and recipes in a heterogeneous graph, and uses cross modal attention gating to reconcile image, time series, and event representations while performing relation aware message passing. The research was not frictionless; time synchronization required iterative windowing, spatial normalization exposed orientation drift, and naive imputation inflated variance in rare steps, which motivated temperature controlled gating and a lightweight contrastive warm-up. On two production lines the approach improves, to some extent, standard classification metrics and stabilizes top k attribution under feasible latency. Alternative explanations remain possible, including benefits from stricter leakage control or product specific distributions. The work makes explicit the structural link among defects, process, and equipment, and points toward auditable, engineer actionable analytics; further research is needed on long term stability, cross site generalization, and the joint optimization of accuracy, cost, and energy.
SN  - 3068-6652
PB  - Institute of Central Computation and Knowledge
LA  - English
ER  - 
BibTeX Format
Compatible with LaTeX, BibTeX, and other reference managers
BibTeX format data for LaTeX and reference managers
@article{Yin2026MultiModal,
  author = {Min Yin and Ledee-FI Frank},
  title = {Multi-Modal Fusion for Yield Optimization: Integrating Wafer Maps, Metrology, and Process Logs with Graph Models},
  journal = {ICCK Transactions on Emerging Topics in Artificial Intelligence},
  year = {2026},
  volume = {3},
  number = {1},
  pages = {45-60},
  doi = {10.62762/TETAI.2025.259226},
  url = {https://www.icck.org/article/abs/TETAI.2025.259226},
  abstract = {Yield optimization in advanced manufacturing rarely proceeds as a tidy pipeline; it arises from the gradual convergence of evidence across spatial wafer patterns, multivariate metrology, and asynchronous process and equipment events that interact in ways that are only partially observable. Prior studies often separate these modalities, assigning convolutional encoders to wafer maps, sequence models to metrology, and template based encoders to logs, an arrangement that can perform well locally yet struggles to sustain cross-modal alignment or to reason over the hierarchy that links defects to steps and equipment. Building on these observations, we introduce a manufacturing semantics oriented framework that embeds lots, wafers, dies, steps, equipment, and recipes in a heterogeneous graph, and uses cross modal attention gating to reconcile image, time series, and event representations while performing relation aware message passing. The research was not frictionless; time synchronization required iterative windowing, spatial normalization exposed orientation drift, and naive imputation inflated variance in rare steps, which motivated temperature controlled gating and a lightweight contrastive warm-up. On two production lines the approach improves, to some extent, standard classification metrics and stabilizes top k attribution under feasible latency. Alternative explanations remain possible, including benefits from stricter leakage control or product specific distributions. The work makes explicit the structural link among defects, process, and equipment, and points toward auditable, engineer actionable analytics; further research is needed on long term stability, cross site generalization, and the joint optimization of accuracy, cost, and energy.},
  keywords = {heterogeneous graph learning, multi-modal data fusion, wafer maps, metrology time-series, process log mining, yield optimization, cross-Modal attention, bottleneck identification, explainable AI, semiconductor manufacturing},
  issn = {3068-6652},
  publisher = {Institute of Central Computation and Knowledge}
}

Article Metrics
Citations:

Crossref

0

Scopus

0

Web of Science

0
Article Access Statistics:
Views: 308
PDF Downloads: 65

Publisher's Note
ICCK stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and Permissions
CC BY Copyright © 2026 by the Author(s). Published by Institute of Central Computation and Knowledge. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made.
ICCK Transactions on Emerging Topics in Artificial Intelligence

ICCK Transactions on Emerging Topics in Artificial Intelligence

ISSN: 3068-6652 (Online)

Email: [email protected]

Portico

Portico

All published articles are preserved here permanently:
https://www.portico.org/publishers/icck/